An Improved Bridgeless SEPIC PFC Converter

N. Madhumitha, Dr C. Christober Asir Rajan Department of Electrical & Electronics Engineering Pondicherry Engineering College madhudeez@pec.edu, asir_70@pec.edu

Abstract—In power electronic converters, active power factor correction circuits (PFC) are employed to correct the power factor and achieve high efficiency. Single-ended primary inductor converter (SEPIC) can provide a high power factor. This conventional power factor correction SEPIC suffers from high conduction loss at the input bridge diode. To overcome this problem, a bridgeless SEPIC converter with ripple-free input current is proposed. In the proposed bridgeless converter, the input bridge diode is removed and the conduction loss is reduced. The input current ripple is reduced by means of an auxiliary circuit. The auxiliary circuit consists of an additional winding of the input conductor, an auxiliary small inductor and a capacitor. In this converter, the input current in a switching period is proportional to the input voltage and near unity power factor is achieved. Thus the proposed converter has the power factor correction. The operating principles and the waveforms of the converter are analyzed and the performance of the proposed converter is verified by MATLAB simulations.

Index Terms—Bridgeless converter, coupled inductor, power factor Correction (PFC), single-ended primary inductor converter (SEPIC).

1 INTRODUCTION

According to the demand on high efficiency and low Harmonic pollution , the active power factor correction (PFC) circuits are commonly employed in ac-dc converters and Switched mode power supplies. Generally, these kinds of converters include a full-bridge diode rectifier on an input current path so that conduction losses on the full-bridge diode occur and it will be worse especially at the low line. To overcome this problem, bridgeless converters have recently been introduced to reduce or eliminate the full-bridge rectifier, and hence their conduction losses [1]-[8].

A bridgeless boost converter is widely used in advantages of reduced input current ripple, but its output voltage should be higher than the peak voltage of the inge [6]-[10].

Since the input current of the PFC buck converter has dead angles during the time intervals when the input voltage is lower than the output voltage, there is a strong trade-off between power factor and output voltage selection. On the other hand, a SEPIC PFC converter can provide a high power factor regardless its output voltage due to its step up/down function [1]-[3]. The efficiency of these converters is improved by removing the input bridge diode. However, bulk input inductor or another LC filter is required to suppress the input current ripple.




Fig.1Bridgeless SEPIC PFC Converter

In Fig. 1, a bridgeless SEPIC PFC converter is shown. The component count is reduced and it shows high efficiency due to the absence of the full-bridge diode. However, in this converter, an input inductor with large inductance should be used in order to reduce the input current ripple. In addition, the conduction losses on intrinsic body diodes of the switches are caused by using single pulse width modulation (PWM) gate signal.




Fig.2 Proposed Bridgeless SEPIC Converter

In order to overcome these problems, a bridgeless SEPIC converter with ripple-free input current is proposed in Fig. 2.

An auxiliary circuit, which consists of an additional winding of the input inductor, an auxiliary small inductor, and a capacitor, is utilized to reduce the input current ripple. The shaded area in Fig. 2 represents the auxiliary circuit for achieving the input current ripple cancellation.




Fig. 3(b) shows the proposed gate signals for the switches.

For a half period of the input voltage, one switch is continuously turned ON and the current via an intrinsic body diode is forced to flow through the channel of the switch. It can reduce the conduction loss on the switch further and the efficiency can be improved.


II. ANALYSIS OF THE PROPOSED CONVERTER

The auxiliary circuit includes an additional winding Ns of the input inductor Lc , an auxiliary inductor Ls , and a capacitor Ca . The coupled inductor Lc is modeled as a magnetizing inductance Lm and an ideal transformer which has a turn ratio of 1:n (n=Ns /Np).The capacitance of Ca is large enough, so Ca can be considered as a voltage source VCa during a switching period. Similarly, the average capacitor voltage VC1 is equal to Vin . Diodes D1 and D2 are the input rectifiers and operate like a conventional SEPIC PFC converter. DS1 and DS2 are the intrinsic body diodes of the switches S1 and S2 . The switches S1 and S2 are operated with the proposed gate signals shown in Fig. 3(b).


The operation of the proposed converter is symmetrical in two half-line cycles of input voltage. Therefore, the converter operation is analyzed during one switching period in the positive half-line cycle of the input voltage. It is assumed that the converter operates in discontinuous conduction mode (DCM), so the output diode Do is turned OFF before the main switch is turned ON.

The capacitance of the output capacitor *Co* is assumed sufficiently large enough to consider the output voltage *Vo* as constant. Also, the input voltage is assumed constant and equal to *V* in in a switching period *T_s*. The operation of the proposed converter in one switching period *Ts* can be divided into three modes. Before *t*0, the switch S1 and the diode *Do* are turned OFF and the switch S2 is conducting. The input current is the sum of the freewheeling currents *I*_{s2} and *I*₁₂.


MODES OF OPERATION:



Mode 1 [t0, t1]: At t0, the switch S1 is turned ON and the switch S2 is still conducting. Since the voltage V_p across L_m is V_{in} , the magnetizing current i_m increases from its minimum value I_{m2} linearly with a slope of V_{in} / L_m . The voltage V_{Ls} across L_s is equal to $(1-n)V_{in}$. Therefore, the current *is* increases from its minimum value -Is2 linearly with a slope of $(1-n)V_{in}/L_s$.



Mode 2 [*t*1, *t*2]: At *t*1, the switch S1 is turned OFF and the switch S2 is still conducting. Since the voltage V_p across L_m is $-V_o$, the magnetizing current *im* decreases from its maximum value I_{m1} linearly with a slope of $-V_o$ /L_m. The voltage V_{Ls} across L_s is $-(1 - n)V_o$, so that the current *is* decreases from its maximum value I_{s1} linearly with a slope of $-(1 - n)V_o$ /L_s



Mode 3 $[t_2, t'_0]$:

At t_2 , the current i_{Do} becomes zero, and the diode Do is turned OFF. In this mode, the input current *i*in is the sum of free-wheeling currents I_{s2} and I_{L2} .




Fig.4 Key waveforms of the proposed converter.

DESIGN VALUES:

$$\begin{split} V_{\rm in} =& 130 \mbox{ Vac, } f_L =& 60 \mbox{ Hz, } f_{\rm sw} = 100 \mbox{ HHz, } D = 0.25, \mbox{ Lm} = 600 \mbox{ } \mu \mbox{H, } n \\ = 0.7, \mbox{ Ls} = 127 \mbox{ } \mu \mbox{H, } L1 = 63 \mbox{ } \mu \mbox{H, } Ca = 0.3 \mbox{ } \mu \mbox{F,} \\ C1 = 0.4 \mbox{ } \mu \mbox{ F, } Co = 880 \mbox{ } \mu \mbox{F, and } R_L =& 77 \mbox{ } \Omega. \end{split}$$

SIMULATION DIAGRAM AND RESULTS:

CONVENTIONAL BRIDGELESS SEPIC PFC:




Fig.5 Input current and Input voltage of conventional Sepic PFC converter

PROPOSED BRIDGELESS SEPIC PFC:




Fig.6 Input current and Input voltage

In the conventional Sepic converter it is found that the input current contains a lot of ripples and is not a replica of the input voltage. The THD is found to be 34.44%.

In the proposed Sepic converter the input current is proportional to the input voltage. The THD is nearly reduced by 50% and is found to be 8.49%. The input current is ripple free and hence the power factor is improved. A power factor of 0.99 is obtained. An output voltage of 100 V is got.




Fig.7 Waveforms of MOSFET voltage, current and diode current




Fig.8 Waveform of output voltage

CONCLUSION:

The input current ripple is reduced by means of an auxiliary circuit. The input current is proportional to the input voltage and power factor is improved. A power factor of 0.99 is obtained. The THD of the converter is reduced and an output voltage of 100 V is obtained and thus the efficiency of the converter is improved.

REFERENCES:

- E. H. Ismail, "Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses," IEEE Trans. Ind. Electron., vol. 56, no. 4, pp. 1147–1157, Apr. 2009.
- M. R. Shaid, A. H. M. Yatim, and T. Taufik, "A new ac-dc converter using bridgeless SEPIC," in Proc. Annu. Conf. IEEE Ind. Electro. Society, 2010, pp. 286–290.
- M. Mahdavi and H. Farzanehfard, "Bridgeless SEPIC PFC rectifier with reduced components and conduction losses," IEEE Trans. Ind. Electron., vol. 58, no. 9, pp. 4153– 4160, Sep. 2011.
- 4. J. Wang, W. G. Dunford, and K. Mauch, "Analysis of a ripple-free inputcurrent boost converter with discontinuous conduction characteristics," IEEE Trans. Power Electron., vol. 12,no. 4, pp. 684–694, Jul. 1997.
- H. -L. Do, "Soft-switching SEPIC converter with ripplefree input current, IEEE Trans. Power Electron., vol. 27, no. 6, pp. 2879–2887, Jun.2012.
- W.-Y. Choi, J.-M. Kwon, E.-H. Kim, J.-J. Lee, and B.-H. Kwon, "Bridgeless boost rectifier with low conduction losses and reduced diode reverse recovery problems," IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 769–780, Apr. 2007.
- L. Huber, Y. Jang, and M. M. Jovanovic, "Performance evaluation of bridgeless PFC boost rectifiers," IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1381–1390, May 2008.
- 8. Y. Jang and M. M. Jovanovic, "A bridgeless PFC boost rectifier with optimized magnetic utilization," IEEE Trans. Power Electron., vol. 24, no. 1, pp. 85–93, Jan. 2009.
- B. Su and Z. Lu, "An interleaved totem-pole boost bridgeless rectifier with reduced reverse-recovery problems for power factor correction," IEEE Trans. Power Electron., vol. 25, no. 6, pp. 1406–1415, Jun. 2010.
- W. Wang, D. D.-C. Lu, and G. M.-L. Chu, "Digital control of bridgeless buck PFC converter in discontinuous-inputvoltage-mode," in Proc. Annu.Conf. IEEE Ind. Electro. Society, 2011, pp. 1312–1317.



C.Christober Asir Rajan born on 1970 and received his B.E. (Distn.) degree (Electrical and Electronics) and M.E. (Distn.) degree (Power System) from the Madurai Kamaraj University (1991 & 1996), Madurai, India. And he received

his postgraduate degree in DI.S. (Distn.) from the Annamalai University, Chidambaram (1994). He received his Ph.D in Power System from Anna University (2001-2004), Chennai, India. He published technical papers in International & National Journals and Conferences. He is currently working as Associate Professor in the Electrical Engineering Department at Pondicherry Engineering College, Pondicherry, India.

His area of interest is power system optimization, operational planning and control. He acquired Member in ISTE and MIE in India and Student Member in Institution of Electrical Engineers, London.



N.Madhumitha is currently pursuing her M.TECH (Electrical Drives and Control) in Pondicherry Engineering College, Pondicherry,India. She has completed her B.E in Electrical and Electronics engineering in the year 2011 in Rajiv Gan-

dhi College Of Engineering and Technology, Pondicherry, India.

ER